The JTAG IP is a powerful, industry-standard interface for seamless test, debug, and programming of digital systems. Featuring a fully compliant TAP controller, instruction decoder, and boundary scan support, it enables efficient fault detection and device configuration
| Port | Width | Direction | Description |
|---|---|---|---|
| tclk | 1 | Input | Clock Input |
| tms | 1 | Input | Mode Select. This controls the FSM |
| rst_n | 1 | Input | Reset Signal |
| ndi | NUM_ CELLS | Input | Normal Data Input |
| bist_data | 32 | Input | Data from BIST operation |
| tdi | 1 | Input | Serial data in |
| tdo | 1 | Output | Serial Data out |
| highz_en | 1 | Output | HighZ operation enable signal |
| bist_en | 1 | Output | BIST operation enable signal |
| ndo | NUM_ CELLS | Output | Normal Data Output |
| Port | Width | Direction | Description |
|---|---|---|---|
| tclk | 1 | Input | Clock Input |
| tms | 1 | Input | Mode Select. This controls the FSM |
| rst_n | 1 | Input | Reset Signal |
| ndi | NUM_ CELLS | Input | Normal Data Input |
| bist_ data | 32 | Input | Data from BIST operation |
| tdi | 1 | Input | Serial data in |
| tdo | 1 | Output | Serial Data out |
| highz _en | 1 | Output | HighZ operation enable signal |
| bist_en | 1 | Output | BIST operation enable signal |
| ndo | NUM_ CELLS | Output | Normal Data Output |